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The celebrated electronic properties of graphene
1,2
 have opened way for materials just 
one-atom-thick
3
 to be used in the post-silicon electronic era
4
. An important milestone 
was the creation of heterostructures based on graphene and other two-dimensional (2D) 
crystals, which can be assembled in 3D stacks with atomic layer precision
5–7
. These 
layered structures have already led to a range of fascinating physical phenomena
8–11
, 
and also have been used in demonstrating a prototype field effect tunnelling transistor
12
 
– a candidate for post-CMOS technology. The range of possible materials which could 
be incorporated into such stacks is very large. Indeed, there are many other materials 
where layers are linked by weak van der Waals forces, which can be exfoliated
3,13
 and 
combined together to create novel highly-tailored heterostructures. Here we describe a 
new generation of field effect vertical tunnelling transistors where 2D tungsten 
disulphide serves as an atomically thin barrier between two layers of either 
mechanically exfoliated or CVD-grown graphene. Our devices have unprecedented 
current modulation exceeding one million at room temperature and can also operate on 
transparent and flexible substrates.  
Operation of a graphene-based field effect tunnelling transistor (FETT) relies on the 
tunability of the effective height of the tunnelling barrier (Δ) via the shift of the Fermi level in 
graphene and changes in the height and shape of the barrier. Previously, devices with barriers 
formed by thin layers of hexagonal boron nitride
14
 (hBN) or the silicon/graphene Schottky 
interface
15
 were considered. In this letter, we demonstrate that by utilising both the tunnelling 
and thermionic over-barrier currents in a tungsten disulphide (WS2)-based FETT, a dramatic 
improvement of the device characteristics can be achieved, so that they satisfy the 
requirements for next generation electronic devices. Bulk WS2 is an indirect band gap 
(1.4 eV) semiconductor, which is expected to turn into a direct gap (2.1 eV) material when 
exfoliated into the monolayer state
16
. Each single plane of WS2 consists of a trilayer: a 
tungsten layer sandwiched by two sulphur layers in a trigonal prismatic coordination. Using 
barrier materials with a relatively small band gap (such as WS2) provides a viable method to 
increase the ON/OFF ratio of the FETT, since the changes in the Fermi level of graphene 
(usually < 0.5 eV as limited by the gate dielectric breakdown) are of the order of, or even 
exceed the barrier height. In contrast, hBN is a wide-gap insulator (Eg>5 eV) and forms a high 
tunnelling barrier in the graphene-hBN FETT, where the changes in the Fermi level of 
graphene are small compared to the barrier height. Being chemically stable and having only a 
weak impurity band, WS2 also offers a distinct advantage over molybdenum disulphide 
(MoS2)
12,17
, since it allows switching between tunnelling and thermionic transport regime, 
resulting in much better transistor characteristics and thus allowing for much higher ON/OFF 
ratios and much larger ON current. 
 
 
Figure 1. Graphene-WS2 heterotransistor. a, Optical image (scale bar 10μm), b, Cross-section 
high-resolution HAADF STEM image (scale bar 5nm) and c, Bright field STEM image (scale bar 
5nm). d, Schematic of transistor vertical architecture. e, Band diagram corresponding to no Vg, Vb  
being applied. f, A negative Vg shifts the Fermi level of the two graphene layers down from the 
neutrality point, increasing the potential barrier and switching the transistor OFF. g, Applying a 
positive Vg results in an increased current to flow between GrB and GrT due to both thermionic (red 
arrow) and tunnelling (blue arrow) contributions. 
 
 
Figure 1 shows schematic and band-diagrams of our devices. The fabrication techniques 
are detailed in the Methods section. Briefly, a dry transfer procedure was used to assemble 
heterostructures from individual flakes prepared by micromechanical exfoliation. The first 
layer of graphene (bottom contact) placed on hBN was covered by a thin WS2 flake. We used 
graphene (mechanically exfoliated or CVD-grown), few layer graphene, graphite or Cr/Au as 
top contacts. More than a dozen graphene-WS2 heterostructures have been studied and 
qualitatively similar behaviour was observed, regardless of the material used as a top contact. 
For simplicity, to illustrate the operation of such devices, we discuss transistors where both 
BN Gr WS2 Au/Pd
a
b
c
d
e
f
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bottom and top contacts where made of graphene layers. It is worth mentioning that the 
highest ON/OFF ratio was found with 4-5 layer-thick WS2 tunnelling barriers.  
The principle of operation of WS2-based FETT is illustrated by the series of band 
diagrams presented in Fig. 1. Without gate or bias voltage applied, the Fermi levels of the two 
graphene sheets are located near the bottom of the conduction band of WS2, Fig. 1e (as can be 
seen from temperature dependence below). Gate voltage Vg applied between the silicon 
substrate and the bottom graphene layer, GrB, changes the carrier concentration n in GrB, 
shifting the Fermi level by F FE v n   . The sign of the Fermi level shift is determined 
by the polarity of the gate voltage. Fig. 1f shows that negative gate voltage shifts EF down and 
therefore increases the tunnelling barrier by ΔEF, giving the “OFF” state of the transistor. A 
positive gate voltage shifts the Fermi level into the conduction band, reducing the tunnelling 
barrier and even results in an over-barrier thermionic current (Fig. 1g), thus representing the 
“ON” state. In addition, because of the weak screening by monolayer graphene, the electric 
field from the gate electrode penetrates through GrB, and both changes the shape of the barrier 
and induces charge carriers in the top graphene layer, GrT, Fig. 1f,g.  
 
 
Figure 2. Room temperature tunnelling transport measurements in our graphene-WS2 transistor. a, 
I-Vb curves for different Vg, semi-log scale. b, Red circles: zero-bias conductivity as a function of gate 
voltage (measured from the slope of I-Vb curve at zero Vb). Blue circles: conductivity measured at Vb = 
20 mV as a function of gate voltage. Inset: I-Vb curves at different Vg, linear scale. T = 300K. Active 
device area 0.25 μm2. 
 
Let us first discuss the case where Vg=0 V. At low temperatures and low bias voltages 
Vb, the tunnelling current response is linear with Vb, yielding typical resistivity of 
≈2-4 MΩμm2 for a 4-5 layer thick WS2 barrier at room temperature. At higher biases the 
current grows exponentially with Vb, before showing signatures of saturation (for log(I)-Vb 
plot, see Fig. 2a) at Vb > 50mV. For Vg < -10V, the zero-bias resistivity increases to 
≈0.5-1 TΩμm2, a value limited by the leakage current through the gate dielectric and remnant 
wafer contamination. By a applying positive gate voltage we were able to decrease resistivity 
down to ≈100-200 kΩμm2. To reveal transistor operation, zero-bias conductivity is plotted as 
a function of the gate voltage in Fig. 2b. In contrast to the use of hBN as a barrier, this 
a b
dependence is no longer dominated by the linear contribution of graphene’s density of states. 
Instead, it behaves exponentially, allowing us to achieve an ON/OFF ratio exceeding 10
6
 even 
at room temperature.  
 
 
Figure 3. Temperature-dependent transistor characteristics. a, Conductance – gate voltage plot for T = 
100–300K. b, Arrhenius plot of small-bias conductance at different gate voltages. c, Barrier height Δ, 
against carrier concentration, n, in GrB layer (blue circles), calculated Fermi level of graphene (red 
line). Inset: Measured temperature of transition between thermionic and tunnelling contributions 
versus barrier height.  
 
In order to obtain a better insight into the mechanism of transport through the WS2 
barrier, we study the temperature dependence of the tunnelling current at various Vg and Vb. 
(Fig. 3a,b). Fig. 3b clearly shows a crossover, Tcross, between the high temperature regime (for 
instance Tcross  230 K for Vg = -10V) where an exponential temperature dependence is 
observed and a low temperature regime with a very weak temperature dependence (T < 240 K 
for Vg = -10V). Note, that for gate voltages below -15 V the current sensitivity does not allow 
one to see the crossover. 
The two temperature regimes indicate two different mechanisms for electron transport 
through the barrier, Fig. 1g. At low temperatures or very large negative gate voltages the 
under-barrier electron tunnelling prevails. The tunnelling current can be described in terms of 
the available tunnelling density of states in the two graphene contacts, ( ) ( )DoS E f E  (here 
  /
1
1BE k T
f E
e


 is the Fermi-Dirac distribution) and the probability  T E  that electron 
penetrates the barrier
11,12,18
: 
       ( ) ( )B TI V dE DoS E DoS E eV f E eV f E T E           
For a parabolic band semiconductor the transmission coefficient is  
*2 2w m
T E e
 
 , where 
*m  is the effective mass of electron in the semiconductor, w and ∆ are the barrier width and 
height, respectively. As was shown previously, this standard model is well applicable to 
layered crystals
12
. In this regime the tunnelling current scales exponentially with the thickness 
of the barrier. 
At high temperatures and positive gate voltages the transport is dominated by the over-
barrier thermionic current. The number of thermally excited carriers with energy above the 
a b c
Tcross
barrier can be estimated from the Boltzmann distribution,
/( ) Bk Tf E e . For small enough 
barriers, current will also be exponentially sensitive to the reciprocal temperature. Thus, we 
used the high temperature part of the zero-bias conductivity dependence to extract Δ, as a 
function of carrier concentration, n. The observed square-root dependence n   (Fig. 3c) 
clearly indicates that at zero gate voltage the Fermi level in Grb is located near the Dirac point 
and aligned close to the bottom of the conduction band in WS2. It can be tuned 
electrostatically by the external gate which determines the change in the barrier height. The 
thermionic transport mechanism lifts the limit of the ON current, which usually exists in 
tunnelling transistors.  
 
 
Figure 4. Transistor operation on flexible and transparent substrates. a,b, Optical images of a device 
in reflection and transmission modes, respectively. Scale bar 10 μm. c, Image of the device under 
bending. d, IV of the same device with Vg=0V and bending applied. Curvature is 0.05 mm
-1 and T = 
300 K. e, Relative current variation vs. applied strain. Inset: gating transistor under strain. 
 
 
Beyond its peculiar electrical properties graphene also has good optical
19,20
 and 
mechanical
21
 properties. Other 2D materials are also naturally transparent
3,14,22
 and often 
demonstrate a significant Young modulus and high breaking strength
23,24
 (as for MoS2, WS2 is 
expected to demonstrate similar characteristics). Thus, it is reasonable to suggest that 2D-
based heterostructures can be attractive for transparent and flexible electronics. Indeed, our 
transistors are only a few atomic layers thick and the device should not experience any 
bending-induced effects due to its vertical geometry. To this end we prepared such vertical 
heterostructures on flexible PET films (Fig. 4a-c) using the same transferring procedure (just 
avoiding annealing step, see Methods). The tunnelling characteristics achieved (Fig. 4d) are 
very similar to those obtained for devices on SiO2, and practically do not change with bending 
(Fig. 4e). Our flexible structures also demonstrate transistor effect (Fig. 4e, inset), albeit small 
due to a large distance between the tunnelling junction and the gate electrode (which was 
deposited on the opposite surface of the PET film). The effect demonstrates the feasibility of 
the concept and calls for future optimisation. 
In conclusion, we have demonstrated that WS2 is a material which acts as an ideal 
vertical transport barrier in graphene heterostructures. The achieved ON/OFF ratio is among 
the highest found in the literature for a graphene-based transistor device. The vertical field 
effect transistors also offer possibilities for flexible and transparent electronics, since for 
operation the FETT is only required to be few atoms thick. Moreover, we demonstrate device 
operation from CVD-grown materials, an imperative scalability requirement. 
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Methods 
Device fabrication 
Our graphene–WS2 heterostructures are prepared using techniques described previously. 
First, a thick (~30 nm) flake of a hexagonal boron nitride was mechanically exfoliated on a 
degenerately doped Si substrate covered with a thin layer (either 90 or 290 nm) of thermally 
grown SiO2. The Si substrate also serves as the system’s global back gate. Subsequent flakes 
were transferred by a so-called dry transfer technique
6,8
. The technique is based on the use of 
a dual-polymer substrate: flakes are deposited on the top polymer and by dissolving the 
bottom one; we release the top polymer-flake bilayer, which is then carefully inverted and 
aligned on the target flake with micrometre accuracy. 
The dry transfer technique is repeated four times to prepare the devices described in 
main text. First, transfer on the boron nitride substrate a layer of graphene, GrB, (annealing in 
forming gas 250°C), second, a few layer flake of WS2, third, a top BN layer to isolate WS2 
from the bottom graphene electrode and finally a top contact of graphene or graphite on WS2, 
GrT. The graphene and few-layer graphene flakes are subsequently independently contacted 
following standard microfabrication and metallization techniques (3nmCr/50nmAu). In a 
simpler version of the device, the top electrode can be a metal, reducing the number of 
fabrication steps. 
Transport measurements 
I-V characteristics of graphene-based heterostructure FETs were measured as a function 
of both gate voltage and temperature (300K – 100K) in a helium atmosphere with a Keithley 
2636A SourceMeter. 
Scanning Transmission Electron Microscopy 
Scanning transmission electron microscope (STEM) imaging was carried out using a 
Titan G2 probe-side aberration corrected STEM operated at 200 kV and equipped with a high 
efficiency ChemiSTEM energy dispersive x-ray detector. The convergence angle was 
19 mrad and the third-order spherical aberration was set to zero (±5 μm). The multilayer 
structures were oriented along an〈hkl0〉crystallographic direction by taking advantage of 
the Kikuchi bands of the Si substrate. 
Graphene CVD growth  
Large-area, high-quality graphene films were synthesized on copper (Cu) foil using 
chemical vapor deposition (CVD). First, 25m-thick Cu foil (Alfa Aesar, item No. 13382) 
was cleaned with acetone, deionized water and isopropanol. The Cu foil was then loaded into 
a quartz tube CVD chamber, evacuated and heated to 1000°C with an H2 flow at 20 standard 
cubic centimetres per minute (sccm) at 200mTorr. The Cu foil was annealed at 1000°C for 30 
min to increase the Cu grain size and to remove the native oxide layer from the surface. For 
growth of a continuous graphene film, a gas mixture of CH4 and H2 at flow rates of 40 and 20 
sccm were introduced into the CVD chamber for 30 min. During growth, the reactor pressure 
and temperature were maintained at 1000°C and 600mTorr, respectively. Finally, the sample 
was cooled rapidly to room temperature in a hydrogen atmosphere at a pressure of 200mTorr. 
The details of the graphene preparation and transfer process are described elsewhere
25
. 
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Supplementary information: 
 
Vertical Field Effect Transistor based on Graphene-WS2 Heterostructures for 
flexible and transparent electronics 
 
 
1. Device characterization: AFM imaging, Raman Spectroscopy and cross-sectional 
STEM imaging. 
Topography images were obtained with AFM Nanoscope Dimension V (Bruker) in tapping 
mode (PPP-NCHR from Nanosensors) under ambient conditions. Figure S1 shows the high 
quality and uniformity of the fabricated graphene-WS2 heterojunction. 
 
 
Figure S1. AFM image of WS2 trilayer before (a) and after (b) transfer to graphene. 
 
Raman Spectroscopy 
Raman spectroscopy has proven to be a fast, non-destructive technique for 
characterizing two-dimensional materials. Layered TDMCs are all expected to share two main 
features in their Raman spectrum: an in-plane E2g mode where the metal and chalcogen atoms 
vibrate in opposite directions and an out-of-plane A1g mode where the chalcogen atoms 
vibrate out-of-plane. For bulk WS2, the E2g and A1g modes lie at 352cm
-1
 and 421cm
-1
, 
respectively. The transition from bulk to single atomic layer is captured in the Raman 
spectrum. Figure S2 shows the Raman spectrum of WS2 for a single, bi- and multi-layer flake 
captured by a Renishaw spectrometer with 2.4eV excitation line. The E2g mode is found to red 
shift by 2cm
-1
 while the A1g mode blue shifts by also 2cm
-1
. The shifts are similar to those 
previously observed in atomically thin MoS2
 S1, S2
. The red shift of the E2g mode is due to a 
reduction of the dielectric screening of a monolayer compared to the bulk
 S3
, while the blue-
shift of the A1g mode is due to the decrease of the restoring force acting on the atoms as a 
result of the decreased thickness
S1
.  
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Figure S2. Thickness-dependent Raman spectroscopy of atomically thin WS2. The E2g mode 
softens while the A1g hardens.  
 
Probing the photoluminescence of WS2, we also observe the transition to a direct-gap 
semiconductor when in a monolayer state. This is seen as a large increase in the intensity of 
the photoluminescence compared to its bilayer or bulk, Figure S3.  
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Figure S3. Photoluminescence spectroscopy for WS2 of different thickness, normalized with 
respect to the Raman E2g mode.   
 
Preparation of TEM samples and cross-sectional STEM imaging 
A dual-beam instrument (FEI Nova NanoLab 600) has been used for site-specific 
preparation of cross-sectional samples suitable for TEM analysis using the lift-out approach. 
This instrument combines a FIB and a SEM column in the same chamber and is also fitted 
with a gas-injection system to allow local material deposition and material-specific 
preferential milling to be performed by introducing reactive gases in the vicinity of the 
electron or ion probe. The electron column delivers the imaging abilities of the SEM and is at 
the same time less destructive than FIB imaging, Figure S4. SEM imaging of the device 
before milling allows one to identify an area suitable for side-view imaging. After sputtering 
of a 50nm Au–Pd coating on the whole surface ex situ, the Au/Ti contacts on graphene were 
still visible as raised regions in the secondary electron image. These were used to correctly 
position the ion beam so that a Pt strap layer could be deposited on the surface at a chosen 
location, increasing the metallic layer above the device to ~1μm. The strap protects the region 
of interest during milling as well as providing mechanical stability to the cross-sectional slice 
after its removal. Trenches were milled around the strap by using a 30kV Ga
+
 beam with a 
current of 0.1–5nA. Before removing the final edge supporting the milled slice and milling 
beneath it to free it from the substrate, one end of the Pt strap slice was welded to a 
nanomanipulator needle using further Pt deposition. The cross-sectional slice with typical 
dimensions of 1μm × 5μm × 10μm could then be extracted and transferred to an Omniprobe 
copper half grid, as required for TEM. The slice was then welded onto the grid using 
further Pt deposition so that it could be safely separated from the nanomanipulator by FIB 
milling. A final gentle polish with Ga
+
 ions (at 5kV and 50pA) was used to remove side 
damage and reduce the specimen thickness to less than 50nm. The fact that the cross-sectional 
slice was precisely extracted from the chosen spot was confirmed by comparing the position 
of identifiable features such as Au contacts and termination of the WS2 layer, which are 
visible both in the SEM images of the original device and within TEM images of the prepared 
cross-section. 
   
   
Figure. S4. Sample preparation for cross-sectional STEM imaging. a, SEM of the device, b, 
Pt strap layer deposited, c, FEB milling of the device, d,e, slice for the cross-sectional TEM, 
f, SEM image of the cross-section of the prepared specimen. 
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2. FETT performance:  barrier thickness 
Since tunnelling current decays exponentially with the thickness of the barrier, transport in 
devices with thick barriers will be dominated by diffusion current through WS2. In this case 
the transistor would operate as a very short channel FET. Figure S5 shows the FETT with 
thick-WS2 barrier operated at two different temperatures. Carrier freeze-out at lower 
temperature indicates that diffusive transport through thick WS2 is predominant.  
 
  
Figure S5. Current map I = f(Vb, Vg) at T = 300K and 100K for a FETT with thick (>20nm) 
WS2 layer.  
 
For thin WS2 barriers (3-8 layers) we did not observe such freeze-out, see e.g. Fig. 3a in the 
main text. In case of mono- and bilayer WS2 the OFF current becomes unacceptably high due 
to the wavefunction penetration through the ultrathin barrier. 
 
 
3. FETT performance: temperature dependence 
In order to visualize the interplay between thermionic and tunnelling contributions to the total 
current in FETT we model these two contributions. The tunnelling part can be estimated as an 
integral 
     ( ) ( )B TI V dE DoS E DoS E eV f E eV f E T


          , 
where 
2 2
2
( )
F
E
DoS E
v
  , 
*
0
-2 2
Exp
barrierd
barrier
m V x
T dx
d
 
   
 
 
  and    
1
1B
E k T
f E
e



 
The thermionic current can be estimated by taking the integral from   to   and assuming 
1T  : 
      ( ) ( ) 1B TI V dE DoS E DoS E eV f E eV f E


           
Results of this simulation presented on Figure S6 demonstrate the interplay between 
tunnelling and thermionic currents at three different temperatures.  
  
Figure S6. Simulation of tunnelling and thermionic contributions to the total current as a 
function of the barrier height at three different temperatures: 100K, 200K and 300K. 
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